

Claims

WHAT IS CLAIMED IS:

1. A video graphics display engine comprising:

a video scaler adapted to receive a video data stream in a first format, wherein the video scaler scales video images in the video data stream based on a ratio between the video images in the first format and an output video image to produce a scaled video stream;

a graphics scaler adapted to receive a graphics data stream in a second format, wherein the graphics scaler scales graphics images in the graphics data stream based on a ratio between the graphics images in the second format and an output graphics image to produce a scaled graphics stream; and

a merging block operably coupled to the video scaler and the graphics scaler, wherein the merging block combines the scaled video stream and the scaled graphics stream to produce a video graphics output stream.

2. The video graphics display engine of claim 1 further comprises a controller operably coupled to the video scaler and the graphics scaler, wherein the controller provides control information to the video scaler and the graphics scaler, wherein scaling operations of the video scaler and the graphics scaler utilize the control information.

3. The video graphics display engine of claim 2, wherein the merging block is operably coupled to the controller, wherein the merging block receives merging control information from the controller, wherein the merging control information is used with the scaled video stream data and the scaled graphics stream to produce the video graphics

output stream.

Sub
A2
4. The video graphics display engine of claim 1 further comprises a first memory
block operably coupled to the video scaler and a second memory block operably coupled
5 to the graphics scaler, wherein the stream of video data is fetched from the first memory
block and the stream of graphics data is fetched from the second memory block.

5. The display engine of claim 4, wherein the first memory block and the second
memory block are included in a frame buffer of a video graphics integrated circuit.

10 6. The display engine of claim 1, wherein the controller further comprises a video
controller operably coupled to a graphics controller,
wherein the video controller is operably coupled to the video scaler, wherein the
video controller provides a first portion of the control information to the video scaler,
15 wherein the graphics controller is operably coupled to the graphics scaler, wherein
the graphics controller provides a second portion of the control information to the
graphics scaler, and
wherein the video controller and the data controller are synchronized.

20 7. The display engine of claim 1, wherein the merging block performs an alpha
blend operation on the scaled video stream and the scaled graphics stream to produce the
video graphics output stream.

25 8. The display engine of claim 1 further comprises a digital to analog converter
operably coupled to the merging block, wherein the digital to analog converter converts
the video graphics output stream to an analog display signal.

9. The display engine of claim 1 further comprises a display driver operably coupled
to the merging block, wherein the display driver is adapted to receive the video graphics

output stream in digital format, wherein the display driver formats the video graphics output stream in a display compatible format.

10. The display engine of claim 1 further comprises a display driver operably coupled to the video scaler, wherein the display driver is adapted to receive the scaled video stream and produce a video display output based on the scaled video stream.

11. The display engine of claim 1 further comprises a display driver operably coupled to the graphics scaler, wherein the display driver is adapted to receive the scaled graphics stream and produce a graphics display output based on the scaled graphics stream.

12. The display engine of claim 1 further comprises a graphics flicker removal block operably coupled to the graphics scaler, wherein the graphics flicker removal block removes flicker from the scaled graphics stream.

13. The display engine of claim 1 further comprises a video flicker removal block operably coupled to the video scaler, wherein the video flicker removal block removes flicker from the scaled video stream.

14. The display engine of claim 1 further comprises a plurality of graphics scalers, wherein each of the plurality of graphics scalers receives the graphics data stream and scales the graphics images in the graphics data stream based on a ratio between the graphics images in the second format and a corresponding output graphics image to produce a corresponding scaled graphics stream.

15. The display engine of claim 1, wherein the merging block further comprises circuitry which configures a pixel rate of the video graphics output stream to produce a preferred video scaling ratio, wherein the preferred video scaling ratio is based on the ratio between the video images in the first format and the output video image.

16. The display engine of claim 1, wherein the merging block further comprises circuitry which configures a pixel rate of the video graphics output stream to produce a preferred graphics scaling ratio, wherein the preferred graphics scaling ratio is based on
5 the ratio between the graphics images in the second format and the output graphics image.

17. The display engine of claim 1 further comprises a video decompression block operably coupled to the video scaler, wherein the video decompression block receives a compressed stream of video data and decompresses the compressed stream of video data
10 to produce the video data stream.

18. The display engine of claim 1 further comprises a graphics decompression block operably coupled to the graphics scaler, wherein the graphics decompression block receives a compressed stream of graphics data and decompresses the compressed stream
15 of graphics data to produce the graphics data stream.

19. The display engine of claim 1, wherein the video data stream is a decoded MPEG data stream.

400017

20. A method for displaying video graphics data comprising:

receiving a video data stream, wherein the video data stream includes video data in a first format;

5

receiving a graphics data stream, wherein the graphics data stream includes graphics data in a second format;

10

scaling the video data based on a ratio between the first format and a selected video format to produce a scaled video stream;

scaling the graphics data based on a ratio between the second format and a selected graphics format to produce a scaled graphics stream; and

15

merging the scaled video stream and the scaled graphics stream to produce a video graphics output stream.

20

21. The method of claim 20, wherein scaling the video data further comprises scaling the video data based on video data control information, and wherein scaling the graphics data further comprises scaling the graphics data based on graphics data control information.

25

22. The method of claim 20, wherein merging further comprises receiving merging control information, wherein the merging control information is used in merging of the scaled video stream and the scaled graphics stream to produce the video graphics output stream.

23. The method of claim 20, further comprises converting the video graphics output stream to an analog format.

24. The method of claim 20, wherein scaling the video data further comprises removing flicker from the scaled video stream.

5 25. The method of claim 20, wherein scaling the graphics data further comprises removing flicker from the scaled graphics stream.

26. The method of claim 20, wherein scaling the video data further comprises scaling the video data based on the first format and a plurality of selected video formats to
10 produce a plurality of scaled video streams.

27. The method of claim 20, wherein scaling the graphics data further comprises scaling the graphics data based on the first format and a plurality of selected graphics formats to produce a plurality of scaled graphics streams.

15 28. The method of claim 20, wherein receiving the video data stream further comprises receiving the video data stream in a compressed format, wherein the video data stream is decompressed prior to scaling.

20 29. The method of claim 20, wherein receiving the graphics data stream further comprises receiving the graphics data stream in a compressed format, wherein the graphics data stream is decompressed prior to scaling.

30. A video graphics integrated circuit comprising:

a frame buffer, wherein the frame buffer stores video data and graphics data;

5 a video scaler operably coupled to the frame buffer, wherein the video scaler scales the video data to produce a scaled video data stream;

a graphics scaler operably coupled to the frame buffer wherein the graphics scaler scales the graphics data to produce a scaled graphics data stream; and

10 a merging block operably coupled to the video scaler and the graphics scaler, wherein the merging block combines the scaled video data stream and the graphics data stream to produce a video graphics output stream.

Sub A3.

31. A video graphics circuit comprising:

a plurality of memory blocks, wherein each of the plurality of memory blocks stores at least one of video data and graphics data;

a plurality of video scalers, wherein each of the plurality of video scalers is coupled to at least one of the plurality of memory blocks, wherein each video scaler of the plurality of video scalers scales at least a portion of the video data to produce a scaled video data stream of a plurality of scaled video data streams;

a plurality of graphics scalers, wherein each of the plurality of graphics scalers is coupled to at least one of the plurality of memory blocks, wherein each graphics scaler of the plurality of graphics scalers scales at least a portion of the graphics data to produce a scaled graphics data stream of a plurality of scaled graphics data streams; and

a plurality of merging blocks, wherein each of the merging blocks is operably coupled to at least one video scaler of the plurality of video scalers and at least one graphics scaler of the plurality of graphics scalers such that each of the merging blocks receives a plurality of scaled data streams, wherein each merging block combines received scaled data streams to produce a video graphics output stream of a plurality of video graphics streams.

32. The video graphics circuit of claim 31, wherein the plurality of video scalers, the plurality of graphics scalers, and the plurality of merging blocks are included in an integrated circuit.

33. The video graphics circuit of claim 32, wherein at least a portion of the plurality of memory blocks is included in the integrated circuit.

34. The video graphics circuit of claim 31 further comprises a plurality of controllers, wherein each of the plurality of controllers is operably coupled to at least one scaler of a combined set of scalers that includes the plurality of graphics scalers and the plurality of video scalers, wherein each of the plurality of controllers provides control information that controls scaling by scalers to which it is coupled.

35. The video graphics circuit of claim 34, wherein each of the plurality of controllers provides merging control information to one of the plurality of merging blocks, wherein the merging control information is used in combining the received scaled data streams by each merging block.

36. The video graphics circuit of claim 31, wherein each of the plurality of merging blocks perform alpha blend operations in combining the received scaled data streams.

37. The video graphics circuit of claim 31, wherein the plurality of merging blocks produce the plurality of video graphics output streams in at least one of an analog display format and a digital display format.

20

25